{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:54:03Z","timestamp":1742396043181},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090899","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:39Z","timestamp":1361297799000},"page":"1494-1499","source":"Crossref","is-referenced-by-count":1,"title":["A generic framework for scan capture power reduction in fixed-length symbol-based test compression environment"],"prefix":"10.1109","author":[{"family":"Xiao Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Qiang Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894297"},{"key":"17","first-page":"581","article-title":"test data compression for ip embedded cores using selective encoding of scan slices","author":"wang","year":"2005","journal-title":"Proc ITC"},{"key":"18","first-page":"1019","article-title":"low-capture-power test generation for scan-based at-speed testing","author":"wen","year":"2005","journal-title":"Proc ITC"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844311"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.105"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829797"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"11","article-title":"power-aware test: challenges and solutions","author":"ravi","year":"2007","journal-title":"Proc ITC"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297694"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923418"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"20","article-title":"pattern-directed circuit virtual partitioning for test power reduction","author":"xu","year":"2007","journal-title":"Proc ITC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843834"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882600"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.826558"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944032"},{"journal-title":"The International Technology Roadmap for Semiconductors (ITRS) 2001 Edition","year":"2001","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811451"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966711"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811452"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090899.pdf?arnumber=5090899","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T04:53:41Z","timestamp":1489812821000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090899\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090899","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}