{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T22:49:13Z","timestamp":1725662953785},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090909","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:39Z","timestamp":1361297799000},"page":"1552-1555","source":"Crossref","is-referenced-by-count":16,"title":["Scalable compile-time scheduler for multi-core architectures"],"prefix":"10.1109","author":[{"given":"M.","family":"Pelcat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Menuet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Aridhi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-F.","family":"Nezan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2003.1210097"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1995.480104"},{"key":"1","article-title":"software synthesis and code generation for signal processing systems","author":"bhattacharyya","year":"2000","journal-title":"IEEE Transactions on Circuits and Systems"},{"key":"7","article-title":"optimization of automatically generated multi-core code for the lte rach-pd algorithm","author":"pelcat","year":"2008","journal-title":"DASIP conference"},{"journal-title":"3GPP technical specification group radio access network Evolved universal terrestrial radio access (E-UTRA)","year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1002\/0470121173"},{"journal-title":"High-performance algorithms for compile-time scheduling of parallel processors","year":"1997","author":"kwok","key":"4"},{"journal-title":"IP-XACT v1 4 A specification for XML meta-data and tool interfaces","year":"2008","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"journal-title":"a hierarchical multiprocessor scheduling framework for synchronous dataflow graph","year":"1995","author":"pino","key":"11"},{"journal-title":"Transaction Level Modeling with SystemC TLM Concepts and Applications for Embedded Systems","year":"2006","author":"ghenassia","key":"12"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090909.pdf?arnumber=5090909","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T17:46:36Z","timestamp":1489772796000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5090909\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090909","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}