{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:58:02Z","timestamp":1759147082015},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090927","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:39Z","timestamp":1361297799000},"page":"1644-1649","source":"Crossref","is-referenced-by-count":11,"title":["Selective state retention design using symbolic simulation"],"prefix":"10.1109","author":[{"given":"A.","family":"Darbari","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.M.","family":"Al Hashimi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Flynn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Biggs","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"167","article-title":"formal verification of content addressable memories using symbolic trajectory evaluation","author":"pandey","year":"0","journal-title":"Proc DAC 1997"},{"journal-title":"The Forte Formal Verification System","year":"0","key":"11"},{"journal-title":"Memory Overwhelms Current Verification Techniques","year":"0","author":"siarkowski","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/566408.566436"},{"journal-title":"Low Power Methodology Manual","year":"2007","author":"keating","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.585288"},{"journal-title":"Rapid Prototyping of Digital Systems A Tutorial Approach","year":"2001","author":"hamblen","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850814"},{"key":"6","doi-asserted-by":"crossref","first-page":"288","DOI":"10.1007\/978-3-540-74442-9_28","article-title":"functional verification of low power designs at rtl","author":"crone","year":"2007","journal-title":"Integrated Circuit and System Design Power and Timing Modeling Optimization and Simulation"},{"journal-title":"An Introduction to Symbolic Simulation","year":"0","author":"hoxey","key":"5"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.372367"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/BF01383966"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","start":{"date-parts":[[2009,4,20]]},"location":"Nice","end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090927.pdf?arnumber=5090927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T16:09:36Z","timestamp":1602691776000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5090927"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090927","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}