{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,18]],"date-time":"2026-05-18T06:59:09Z","timestamp":1779087549758,"version":"3.51.4"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/date.2009.5090934","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:39Z","timestamp":1361297799000},"page":"1686-1691","source":"Crossref","is-referenced-by-count":13,"title":["Speeding up model checking by exploiting explicit and hidden verification constraints"],"prefix":"10.1109","author":[{"given":"G.","family":"Cabodi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Camurati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Garcia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Murciano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Nocco","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Quer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/43.851997"},{"key":"17","year":"0"},{"key":"18","year":"0"},{"key":"15","year":"0"},{"key":"16","article-title":"sat-based verification without state space traversal","volume":"1954","author":"bjesse","year":"2000","journal-title":"ser LNCS"},{"key":"13","author":"biere","year":"0","journal-title":"The Model Checking Competition Web Page"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643565"},{"key":"11","year":"0"},{"key":"12","article-title":"symbolic model checking","author":"mcmillan","year":"1992"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/LICS.1996.561320"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810715"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.7"},{"key":"10","year":"0"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TOOLS.2001.911754"},{"key":"6","first-page":"477","article-title":"design constraints in symbolic model checking","author":"kaufmann","year":"1998","journal-title":"Proc Computer Aided Verification"},{"key":"5","author":"accelera","year":"0"},{"key":"4","first-page":"67","article-title":"integrating model checking into the semiconductor design flow","author":"pixley","year":"1999","journal-title":"Electronic Systems Technology & Design"},{"key":"9","doi-asserted-by":"crossref","first-page":"296","DOI":"10.1145\/775832.775909","article-title":"constraint synthesis for environment modeling in functional verification","author":"yuan","year":"2003","journal-title":"Proc Design Automation Conf"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2004.1354388"}],"event":{"name":"2009 Design, Automation & Test in Europe Conference & Exhibition (DATE'09)","location":"Nice","start":{"date-parts":[[2009,4,20]]},"end":{"date-parts":[[2009,4,24]]}},"container-title":["2009 Design, Automation & Test in Europe Conference & Exhibition"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926138\/5090609\/05090934.pdf?arnumber=5090934","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,9]],"date-time":"2022-02-09T00:00:52Z","timestamp":1644364852000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5090934"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/date.2009.5090934","relation":{},"subject":[],"published":{"date-parts":[[2009,4]]}}}