{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:31:57Z","timestamp":1725769917256},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5456904","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:33Z","timestamp":1361297793000},"page":"985-988","source":"Crossref","is-referenced-by-count":11,"title":["Enabling efficient post-silicon debug by clustering of hardware-assertions"],"prefix":"10.1109","author":[{"given":"M H","family":"Neishaburi","sequence":"first","affiliation":[]},{"given":"Zeljko","family":"Zilic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.35"},{"key":"ref11","first-page":"10","article-title":"Distributed Embedded Logic Analysis for Post-Silicon Validation of SoC","author":"ko","year":"2008","journal-title":"Proc IEEE International Test Conference (ITC)"},{"year":"0","key":"ref12","article-title":"AMBA 3 specification and assertions"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380831"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2002.1046269"},{"key":"ref15","first-page":"108","article-title":"Designing for High Speed-Performance in CPLDs and FPGAs","author":"zilic","year":"1995","journal-title":"Proc 3rd Canadian Workshop on Field-Programmable Devices (FPD 95)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003792"},{"key":"ref3","first-page":"1232","article-title":"Architectures of increased availability wireless sensor network nodes","author":"chiang","year":"2004","journal-title":"Proceedings of The International Test Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805821"},{"year":"0","key":"ref5","article-title":"Coresight on-chip debug and trace technology"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297670"},{"journal-title":"Generating Hardware Assertion Checkers For Hardware Verification Emulation Post-Fabrication Debugging and On-Line Monitoring","year":"2005","author":"boule","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700593"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.238683"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1583986"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05456904.pdf?arnumber=5456904","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:17:37Z","timestamp":1489864657000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5456904\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5456904","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}