{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:37:37Z","timestamp":1725770257020},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5456908","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:33Z","timestamp":1361297793000},"page":"969-972","source":"Crossref","is-referenced-by-count":19,"title":["Dynamically reconfigurable register file for a softcore VLIW processor"],"prefix":"10.1109","author":[{"given":"Stephan","family":"Wong","sequence":"first","affiliation":[]},{"given":"Fakhar","family":"Anjam","sequence":"additional","affiliation":[]},{"given":"Faisal","family":"Nadeem","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378669"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"276","DOI":"10.1007\/978-3-540-69338-3_19","article-title":"Customizing the Datapath and ISA of Soft VLIW Processors","author":"saghir","year":"2007","journal-title":"Trans High-Performance Embedded Architectures and Compilers (HiPEAC)"},{"journal-title":"VLIW Microprocessor Hardware Design For ASICs and FPGA","year":"2008","author":"lee","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71431-6_2"},{"journal-title":"User Guide UG208 Early Access Partial Reconfiguration User Guide","year":"2006","key":"ref14"},{"journal-title":"Vex toolchain","year":"0","key":"ref4"},{"journal-title":"Embedded Computing A VLIW Approach to Architecture Compilers and Tools","year":"2004","author":"fisher","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213351"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279483"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818292"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4630023"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762420"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2000.854391"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046207"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05456908.pdf?arnumber=5456908","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:22Z","timestamp":1498031302000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5456908\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5456908","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}