{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T21:41:23Z","timestamp":1775338883563,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5456913","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:33Z","timestamp":1361297793000},"page":"957-960","source":"Crossref","is-referenced-by-count":48,"title":["Approximate logic synthesis for error tolerant applications"],"prefix":"10.1109","author":[{"family":"Doochul Shin","sequence":"first","affiliation":[]},{"given":"Sandeep K","family":"Gupta","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","article-title":"Logic Minimization Algorithms for VLSI Synthesis","author":"brayton","year":"1984"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270347"},{"key":"ref12","first-page":"532","article-title":"DAG-aware AIG rewriting: A fresh look at combinational logic synthesis","author":"mishchenko","year":"2006","journal-title":"Proc DAC"},{"key":"ref13","article-title":"Logic Synthesis and Verification Algorithms","author":"hachtel","year":"2000"},{"key":"ref14","article-title":"Logic Synthesis","author":"devadas","year":"1994"},{"key":"ref15","article-title":"Approximate logic synthesis for error tolerant application","author":"shin","year":"2009"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2004.51"},{"key":"ref6","first-page":"514","article-title":"Analysis and testing for error tolerant motion estimation","author":"chung","year":"2005","journal-title":"Proc Defect and Fault Tolerance Conference"},{"key":"ref5","first-page":"523","article-title":"Hardware testing for error tolerant multimedia compression based on linear transforms","author":"chong","year":"2005","journal-title":"Proc Defect and Fault Tolerance Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2008.75"},{"key":"ref7","article-title":"New Quality Metric for Multimedia Compression Using Faulty Hardware","author":"chong","year":"2006","journal-title":"Proc of International Workshop on Video Processing and Quality Metrics for Consumer Electronics"},{"key":"ref2","article-title":"Intelligible testing","author":"breuer","year":"1999","journal-title":"Proc IEEE Int Workshop Microprocess Test Verification"},{"key":"ref1","year":"2003"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.21236\/ADA606736","article-title":"Multiple-Valued Logic Minimization for PLA Synthesis","author":"rudell","year":"1986"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","location":"Dresden","start":{"date-parts":[[2010,3,8]]},"end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05456913.pdf?arnumber=5456913","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,9]],"date-time":"2019-07-09T22:18:39Z","timestamp":1562710719000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5456913\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5456913","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}