{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T19:03:08Z","timestamp":1773774188448,"version":"3.50.1"},"reference-count":38,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5456929","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:33Z","timestamp":1361297793000},"page":"879-884","source":"Crossref","is-referenced-by-count":24,"title":["Parallel X-fault simulation with critical path tracing technique"],"prefix":"10.1109","author":[{"given":"Raimund","family":"Ubar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergei","family":"Devadze","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaan","family":"Raik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Artur","family":"Jutman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref38","first-page":"946","article-title":"An efficient, forward fault simulation algorithm based on the parallel pattern single fault propagation","author":"lee","year":"1991","journal-title":"Proc International Test Conference"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585232"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"424","DOI":"10.1145\/74382.74453","article-title":"differential fault simulation - a fast method using minimal memory","author":"cheng","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"ref31","first-page":"39","article-title":"Concurrent simulator of nearly identical digital networks","volume":"7","author":"ulrich","year":"1974","journal-title":"IEEE Trans on Comp"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223542"},{"key":"ref37","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-10286-8","article-title":"Boolean Calculus of Differences","author":"thayse","year":"1981"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2008.4484035"},{"key":"ref35","article-title":"Ultra Fast Parallel Fault Analysis on Structural BDDs","author":"ubar","year":"2007","journal-title":"ETS"},{"key":"ref34","first-page":"178","article-title":"A Fast Algorithm for Critical Path Tracing in VLSI","author":"wu","year":"2005","journal-title":"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164111"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470717"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197678"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.871626"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.75"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676582"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123432"},{"key":"ref17","article-title":"Delay Fault Testing for VLSI Circuits","author":"kristic","year":"1998"},{"key":"ref18","article-title":"A Unified Fault Model and Test Generation Procedure for Interconnect Opens and Bridges","author":"chen","year":"2005","journal-title":"10th ETS"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557118"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1562514.1596831"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337779"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.46788"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.40"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/606603.606609"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700642"},{"key":"ref5","article-title":"Hierarchical Pattern Faults for Describing Logic Circuit Failure Mechanisms","author":"keller","year":"1994"},{"key":"ref8","article-title":"Gate Exhaustive Testing","author":"cho","year":"2005","journal-title":"International Test Conference"},{"key":"ref7","first-page":"170","article-title":"Fault Diagnosis in Cominational Circuits by Solving Boolean Differential Equations","author":"ubar","year":"1979","journal-title":"Automat i Telemech"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1995.485343"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.78"},{"key":"ref1","article-title":"VLSI Test Principles and Architectures. Design for Testability","author":"wang","year":"2006"},{"key":"ref20","first-page":"193","article-title":"Speeding up the Byzantine Fault Diagnosis Using Symbolic Simulation","author":"huang","year":"2002","journal-title":"Proc VTS"},{"key":"ref22","first-page":"633","article-title":"On Per-Test Fault Diagnosis Using the X-Fault Model","author":"wen","year":"2004","journal-title":"ICCAD"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1093\/ietisy\/e91-d.3.667"},{"key":"ref24","first-page":"20","article-title":"Fault Simulation of Structured VLSI","volume":"6","author":"waicukauski","year":"1985","journal-title":"VLSI Systems Design"},{"key":"ref23","first-page":"1","article-title":"Diagnosios of Realistic Defects Based on the X-Fault Model","author":"polian","year":"2008","journal-title":"DDECS"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270316"},{"key":"ref25","first-page":"2","article-title":"Critical Path Tracing - Alternative to Fault Simulation","author":"abramovici","year":"1987","journal-title":"DAC"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","location":"Dresden","start":{"date-parts":[[2010,3,8]]},"end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05456929.pdf?arnumber=5456929","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:24Z","timestamp":1498031304000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5456929\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5456929","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}