{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:13:12Z","timestamp":1767262392800},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5456952","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"source":"Crossref","is-referenced-by-count":102,"title":["Worst case delay analysis for memory interference in multicore systems"],"prefix":"10.1109","author":[{"given":"Rodolfo","family":"Pellizzoni","sequence":"first","affiliation":[]},{"given":"Andreas","family":"Schranzhofer","sequence":"additional","affiliation":[]},{"family":"Jian-Jia Chen","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Caccamo","sequence":"additional","affiliation":[]},{"given":"Lothar","family":"Thiele","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450172"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2003.1253290"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.858698"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2013287"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICECCS.2009.31"},{"key":"ref3","author":"marvell","year":"0","journal-title":"Discovery II PowerPC System Controller MV64360 Specifications"},{"key":"ref6","article-title":"Coscheduling of GPU and I\/O transactions in COTS-based embedded systems","author":"pellizzoni","year":"2008","journal-title":"Proc of the IEEE Real-Time Systems Symposium"},{"key":"ref5","year":"0","journal-title":"Conventional PCI 3 0 PCI-X 2 0 and PCI-E 2 0 Specifications"},{"key":"ref8","author":"pellizzoni","year":"2009","journal-title":"Memory interference delay estimation for multicore systems Technical report"},{"key":"ref7","article-title":"Impact of peripheral-processor interference on WCET analysis of real-time embedded systems","author":"pellizzoni","year":"2009","journal-title":"IEEE Transactions on Computers"},{"key":"ref2","article-title":"The case for the precision timed (pret) machine","author":"edwards","year":"2006","journal-title":"EECS Department University of California Berkeley Technical Report No UCB\/EECS-2006-183"},{"key":"ref1","article-title":"Network Calculus: A Theory of Deterministic Queuing Systems for the Internet","author":"boudec","year":"2001"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.24"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","location":"Dresden","start":{"date-parts":[[2010,3,8]]},"end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05456952.pdf?arnumber=5456952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T22:30:01Z","timestamp":1489876201000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5456952\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5456952","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}