{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:30:50Z","timestamp":1725417050369},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5456956","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"717-722","source":"Crossref","is-referenced-by-count":0,"title":["Clock skew scheduling for soft-error-tolerant sequential circuits"],"prefix":"10.1109","author":[{"family":"Kai-Chiang Wu","sequence":"first","affiliation":[]},{"given":"Diana","family":"Marculescu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Enhancing designable robustness with reliability-aware resynthesis and logic simulation","author":"krishnaswamy","year":"2007","journal-title":"Proc of ICC AD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.82"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391703"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364500"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810329"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/92.502201"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297682"},{"key":"ref5","article-title":"Gate sizing to radiation harden combinationallogic","author":"zhou","year":"2006","journal-title":"IEEE Trans on CAD"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320137"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876104"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"ref9","article-title":"Power-aware soft error hardening via selective voltage scaling","author":"wu","year":"2008","journal-title":"Proc of ICCD"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05456956.pdf?arnumber=5456956","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T15:55:48Z","timestamp":1489852548000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5456956\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5456956","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}