{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T07:26:21Z","timestamp":1768980381920,"version":"3.49.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5456971","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"1088-1093","source":"Crossref","is-referenced-by-count":13,"title":["Computation of yield-optimized Pareto fronts for analog integrated circuit specifications"],"prefix":"10.1109","author":[{"given":"Daniel","family":"Mueller-Gritschneder","sequence":"first","affiliation":[]},{"given":"Helmut","family":"Graeb","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229172"},{"key":"ref11","first-page":"464","article-title":"Yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling","author":"yu","year":"2007","journal-title":"IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1002\/cta.544"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090757"},{"key":"ref14","author":"graeb","year":"2007","journal-title":"Analog Design Centering and Sizing"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364570"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1137\/080729013"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806598"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"535","DOI":"10.1109\/TCSI.2004.842427","article-title":"Elitist nondominated sorting genetic algorithm based rf ic optimizer","volume":"52","author":"chu","year":"2005","journal-title":"IEEE Transactions on Circuits and Systems CAS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.208"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.129"},{"key":"ref7","first-page":"944","article-title":"Simultaneous multi-topology multi-objective sizing across thousands of analog circuit topologies","author":"mcconaghy","year":"2007","journal-title":"ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.905671"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895756"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8752-5"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","location":"Dresden","start":{"date-parts":[[2010,3,8]]},"end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05456971.pdf?arnumber=5456971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:19Z","timestamp":1498016899000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5456971\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5456971","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}