{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:18:27Z","timestamp":1729653507531,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457002","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:33Z","timestamp":1361297793000},"page":"1273-1278","source":"Crossref","is-referenced-by-count":3,"title":["A methodology for propagating design tolerances to shape tolerances for use in manufacturing"],"prefix":"10.1109","author":[{"given":"Shayak","family":"Banerjee","sequence":"first","affiliation":[]},{"given":"Kanak B","family":"Agarwal","sequence":"additional","affiliation":[]},{"family":"Chin-Ngai Sze","sequence":"additional","affiliation":[]},{"given":"Sani","family":"Nassif","sequence":"additional","affiliation":[]},{"given":"Michael","family":"Orshansky","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Fundamental Principles of Optical Lithography: The Science of Micro fabrication","author":"mack","year":"2008","journal-title":"Wiley Publishers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1117\/12.681852"},{"key":"ref12","first-page":"326","article-title":"TILOS: A Posynomial Programming Approach to Transistor Sizing","author":"fishburn","year":"1985","journal-title":"Proc of ICCAD"},{"year":"0","key":"ref13"},{"year":"2009","key":"ref14","article-title":"Calibre nmOPC Manual"},{"article-title":"Process window based optical proximity correction of lithographic images","year":"0","author":"ferguson","key":"ref15"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147108"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"331","DOI":"10.1117\/12.600180","article-title":"Process Centering OPC using Design Intent to Improve Yield","volume":"5756","author":"cote","year":"2005","journal-title":"Proc of SPIE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681617"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1117\/12.657051"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1116\/1.583886"},{"key":"ref7","first-page":"285","article-title":"Modeling of Non-Uniform Device Geometries for Post-Lithography Circuit Analysis","volume":"6156","author":"gupta","year":"2006","journal-title":"Proc of SPIE"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1117\/12.656835","article-title":"Process Window OPC for Reduced Process Variability and Enhanced Yield","volume":"6154","author":"krasnoperova","year":"2006","journal-title":"Proc of SPIE"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/12.240907"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231853"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457002.pdf?arnumber=5457002","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:23Z","timestamp":1498031303000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457002\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457002","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}