{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:03:51Z","timestamp":1730214231912,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457003","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"1279-1284","source":"Crossref","is-referenced-by-count":1,"title":["Enhancing double-patterning detailed routing with lazy coloring and within-path conflict avoidance"],"prefix":"10.1109","author":[{"family":"Xin Gao","sequence":"first","affiliation":[]},{"given":"Luca","family":"Macchiarulo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"652109?1","article-title":"Double Patterning Design Split Implementation and Validation for the 32nm Node","volume":"6521","author":"drapeau","year":"2007","journal-title":"Proc of SPIE"},{"key":"ref3","first-page":"65211k-1","article-title":"Double Pattern EDA Solutions for 32nm HP and Beyond","volume":"6521","author":"bailey","year":"2007","journal-title":"Proc of SPIE"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/800230.806984"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681616"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1117\/12.687747"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1117\/12.814321"},{"key":"ref7","first-page":"71220n-1","article-title":"Revisiting the Layout Decomposition Problem for Double Patterning Lithography","volume":"7122","author":"kahng","year":"2008","journal-title":"Proc of SPIE"},{"key":"ref2","first-page":"72731d-1","article-title":"CP Uniformity improvement for Double-Patterning Lithography (Litho-Litho-Etch) Using Freezing Process","volume":"7273","author":"sugimachi","year":"2009","journal-title":"Proc of SPIE"},{"key":"ref9","first-page":"506","article-title":"Double Patterning Technolgy Friendly Detailed Routing","author":"cho","year":"2008","journal-title":"Proc of ICCAD"},{"key":"ref1","first-page":"69244e-1","article-title":"22nm Half-Pitch Patterning by CVD Spacer Self Alignment Double Patterning (SADP)","volume":"6924","author":"bencher","year":"2008","journal-title":"Proc of SPIE"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457003.pdf?arnumber=5457003","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T22:25:37Z","timestamp":1489875937000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457003\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457003","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}