{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T22:01:47Z","timestamp":1729634507893,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457005","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"1291-1296","source":"Crossref","is-referenced-by-count":0,"title":["Exploiting local logic structures to optimize multi-core SoC floorplanning"],"prefix":"10.1109","author":[{"family":"Cheng-Hong Li","sequence":"first","affiliation":[]},{"given":"Sampada","family":"Sonalkar","sequence":"additional","affiliation":[]},{"given":"Luca P","family":"Carloni","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.728912"},{"key":"ref11","first-page":"634","author":"ekpanyapong","year":"2004","journal-title":"Proc Design Automation Conf (DAC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref13","first-page":"81","article-title":"Local unidirectional bias for smooth cutsize-delay tradeofl in performance-driven bipartitioning","author":"kahng","year":"2003","journal-title":"Proc of the Intl Symposium of Physical Design"},{"key":"ref14","first-page":"434","author":"kam","year":"2008","journal-title":"Proc of the IntI Conf on Computer-Aided Design (ICCAD)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/0012-365X(78)90078-X"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371256"},{"journal-title":"Exploiting local logic structures to optimize multi-core soc floorplanning Technical Report cucs-052–09","year":"2009","author":"li","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.886399"},{"key":"ref28","first-page":"340","article-title":"Processing rate optimization by sequential system floorplanning","author":"wang","year":"2006","journal-title":"Proc Int Symposium on Quality Electron Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044297"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2009.5185393"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337441"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907065"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"1266","DOI":"10.1109\/43.952745","article-title":"Generic ILP-based approaches for time-multiplexed FPGA partitioning","volume":"20","author":"wu","year":"2001","journal-title":"IEEE Trans Comput -Aided Design Integrated Circuits"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846371"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147077"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"670","DOI":"10.1145\/196244.196609","article-title":"acyclic multi-way partitioning of boolean networks","author":"cong","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2003.1211355"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/288548.289077"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"469","DOI":"10.1109\/TCAD.2005.854636","article-title":"Performance analysis of latency-insensitive systems","volume":"25","author":"lu","year":"2006","journal-title":"IEEE Trans Comput -Aided Design Integrated Circuits"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.899240"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855969"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193877"},{"journal-title":"Design Ware User Guide","year":"0","key":"ref26"},{"journal-title":"Design Compiler User Guide","year":"0","key":"ref25"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457005.pdf?arnumber=5457005","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:11Z","timestamp":1498016891000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457005\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457005","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}