{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:37:18Z","timestamp":1725784638381},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457013","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"1325-1328","source":"Crossref","is-referenced-by-count":22,"title":["On signalling over Through-Silicon Via (TSV) interconnects in 3-D Integrated Circuits"],"prefix":"10.1109","author":[{"given":"R","family":"Weerasekera","sequence":"first","affiliation":[]},{"given":"M","family":"Grange","sequence":"additional","affiliation":[]},{"given":"D","family":"Pamunuwa","sequence":"additional","affiliation":[]},{"given":"H","family":"Tenhunen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"Electrical characterization of through silicon via (TSV) depending on structural and material parameters based on 3D full wave simulation","author":"pak","year":"2007","journal-title":"Proc 4th Electronic Materials and Packaging Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1995.499189"},{"article-title":"System interconnection design trade-offs in three-dimensional integrated circuits","year":"2008","author":"weerasekera","key":"ref10"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"585","DOI":"10.1109\/ISQED.2006.91","article-title":"New generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"2006","journal-title":"Proc Int Symp Quality Electronic Design (ISQED)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831481"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.92"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299568"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2008.4530806"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306541"},{"article-title":"Substrate noise coupling in mixed-signal integrated circuits: Compact modeling and grounding strategies","year":"2007","author":"kristiansson","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457013.pdf?arnumber=5457013","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,9]],"date-time":"2019-07-09T18:18:11Z","timestamp":1562696291000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457013\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457013","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}