{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:03:56Z","timestamp":1730214236924,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457022","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:33Z","timestamp":1361297793000},"page":"1361-1364","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing Data-Flow Graphs with min\/max, adding and relational operations"],"prefix":"10.1109","author":[{"given":"J","family":"Perez","sequence":"first","affiliation":[]},{"given":"P","family":"Sanchez","sequence":"additional","affiliation":[]},{"given":"V","family":"Fernandez","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090643"},{"key":"ref11","article-title":"Turbo Decoder Implementation for the Deep Space Network","author":"andrews","year":"2002","journal-title":"IPN-ISP Progress Report"},{"key":"ref12","article-title":"A fast HMM match algorithm for very large vocabulary speech recognition","author":"seward","year":"2003","journal-title":"Speech Comm"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/0470869615"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2003.809247"},{"key":"ref15","article-title":"A 50 Mbit\/s Iterative Turbo-Decoder","author":"viglione","year":"2000","journal-title":"Proc DATE"},{"year":"2008","author":"coussy","key":"ref16"},{"year":"2001","key":"ref17","article-title":"Digital Video Broadcasting (DVB); Interaction channel for Satellite Distribution Systems; Guidelines for the use of EN 301 790"},{"key":"ref18","first-page":"14","article-title":"Universal mobile telecommunications system (UMTS): Multiplexing and channel coding (FDD)","year":"2000","journal-title":"3GPP TS 125 212 Version 3 4 0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/65.59305"},{"year":"2009","key":"ref4"},{"article-title":"Practical FPGA Programming in C","year":"2005","author":"pellerin","key":"ref3"},{"article-title":"SPARK:A Parallelizing Approach to the High-Level Synthesis of Digital Circuits","year":"2004","author":"gupta","key":"ref6"},{"article-title":"Advanced Compiler Design and Implementation","year":"1997","author":"muchnick","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244096"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581256"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8588-8"},{"key":"ref1","article-title":"Special Issue on High-Level Synthesis","volume":"26","author":"coussy","year":"2009","journal-title":"IEEE Design & Test of Computers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364634"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457022.pdf?arnumber=5457022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T20:07:49Z","timestamp":1489867669000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457022","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}