{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:08:29Z","timestamp":1729670909719,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457029","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"1384-1389","source":"Crossref","is-referenced-by-count":8,"title":["Feedback control for providing QoS in NoC based multicores"],"prefix":"10.1109","author":[{"given":"Akbar","family":"Sharifi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Hui Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahmut","family":"Kandemir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.36"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484848"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465097"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253633"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"QNoC: QoS Architecture and Design Process for Network on Chip","volume":"50","author":"bolotin","year":"2004","journal-title":"Systems Architecture"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998309"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391627"},{"key":"ref18","article-title":"Orion: A Power-Performance Simulator for Interconnection Networks","author":"wang","year":"2002","journal-title":"Micro"},{"article-title":"Embedded System Synthesis Benchmarks (E3S)","year":"2007","author":"dick","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343776"},{"key":"ref3","article-title":"Network on chip: An Architecture for Billion Transistor Era","author":"hemani","year":"2000","journal-title":"NorChip"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484847"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/047166880X"},{"key":"ref8","first-page":"26","article-title":"A Delay Model for Router Microarchitectures","author":"peh","year":"2001","journal-title":"IEEE Micro"},{"journal-title":"AMD ATI Radeon HD 2900 Graphics Technology","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457029.pdf?arnumber=5457029","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:24Z","timestamp":1498016904000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457029\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457029","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}