{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:37:10Z","timestamp":1742384230039},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457045","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"1480-1485","source":"Crossref","is-referenced-by-count":2,"title":["A general method to make multi-clock system deterministic"],"prefix":"10.1109","author":[{"family":"Menghao Su","sequence":"first","affiliation":[]},{"family":"Yunji Chen","sequence":"additional","affiliation":[]},{"family":"Xiang Gao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197642"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2006.19"},{"journal-title":"Agilent","article-title":"Timebase Oscillator Calibration","year":"0","key":"ref12"},{"key":"ref13","first-page":"108","article-title":"An 8-core, 64-thread, 64-bit power efficient sparc soc (niagara2)","author":"nawathe","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"journal-title":"Xilinx","article-title":"Chipscope ila tools tutorial","year":"2003","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/214451.214456"},{"key":"ref3","first-page":"244","article-title":"Validating the intel pentium 4 microprocessor","author":"bentley","year":"2001","journal-title":"Proceedings of the 38th Design Automation Conference - DAC"},{"journal-title":"HyperTransport consortium","article-title":"Hypertransport i\/o link specification revision 3.10","year":"2008","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268881"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199169"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.903938"},{"article-title":"DDR2 SDRAM Specification","year":"2008","author":"standard","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.30"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457045.pdf?arnumber=5457045","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T15:21:35Z","timestamp":1489850495000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457045\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457045","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}