{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T02:21:08Z","timestamp":1725589268533},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457048","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:33Z","timestamp":1361297793000},"page":"1494-1499","source":"Crossref","is-referenced-by-count":1,"title":["Finding reset nondeterminism in RTL designs - scalable X-analysis methodology and case study"],"prefix":"10.1109","author":[{"family":"Hong-Zu Chou","sequence":"first","affiliation":[]},{"family":"Haiqian Yu","sequence":"additional","affiliation":[]},{"family":"Kai-Hui Chang","sequence":"additional","affiliation":[]},{"given":"Dylan","family":"Dobbyn","sequence":"additional","affiliation":[]},{"family":"Sy-Yen Kuo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"73","article-title":"Bridging RTL and Gate: Correlating Different Levels of Abstraction for Design Debugging","author":"cheung","year":"0","journal-title":"HLDVT'07"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480023"},{"journal-title":"Formal Verification Enables Safe X Handling","year":"2008","author":"ranjan","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2008.4538785"},{"article-title":"The Dangers of Living with an X","year":"2003","author":"turpin","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630019"},{"year":"0","key":"ref12"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.37"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/513918.513948"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.479996"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353662"},{"article-title":"Scalable Hardware Verification with Symbolic Simulation","year":"2005","author":"bertacco","key":"ref1"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457048.pdf?arnumber=5457048","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:25:20Z","timestamp":1489865120000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457048\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457048","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}