{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:52:09Z","timestamp":1759146729100},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457075","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"1641-1644","source":"Crossref","is-referenced-by-count":9,"title":["Analog circuit test based on a digital signature"],"prefix":"10.1109","author":[{"given":"A","family":"Gomez","sequence":"first","affiliation":[]},{"given":"R","family":"Sanahuja","sequence":"additional","affiliation":[]},{"given":"L","family":"Balado","sequence":"additional","affiliation":[]},{"given":"J","family":"Figueras","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.875320"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.895531"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1023\/A:1012799001908"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-005-6355-7"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.2004342"},{"key":"ref15","article-title":"Digital Signature Generator for Mixed-Signal Testing","author":"sanahuja","year":"2009","journal-title":"European Test Symposium"},{"journal-title":"High-Linearity CMOS RF Front-End Circuits","year":"2005","author":"ding","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465258"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2003.821305"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881561"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(03)00163-0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510896"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855962"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"329","DOI":"10.1109\/DFTVS.2001.966786","article-title":"A Step Response Based Mixed-Signal BIST Approach","author":"walker","year":"2001","journal-title":"IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871758"},{"year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891373"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457075.pdf?arnumber=5457075","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,9]],"date-time":"2019-07-09T18:19:08Z","timestamp":1562696348000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457075\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457075","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}