{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:39:37Z","timestamp":1758127177757},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457087","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:33Z","timestamp":1361297793000},"page":"1689-1694","source":"Crossref","is-referenced-by-count":70,"title":["Testing TSV-based three-dimensional stacked ICs"],"prefix":"10.1109","author":[{"given":"Erik Jan","family":"Marinissen","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"130","article-title":"8Gb 3D DDR3 DRAM Using Through-Silicon-Via Technology","author":"kang","year":"2009","journal-title":"IEEE International Solid-State Circuits Conference (ISSCC)"},{"key":"ref11","first-page":"1","article-title":"Factors Affecting Copper Filling Process Within High Aspect Ratio Deep Vias for 3D Chip Stacking","author":"kim","year":"2006","journal-title":"Electronic Components and Technology Conference (ECTC)"},{"key":"ref12","first-page":"161","article-title":"Design and Measurements of Test Element Group Wafer Thinned to 10J-Lm for 3D System in Package","author":"ikeda","year":"2004","journal-title":"Proceedings IEEE International Conference on Microelectronic Test Structures"},{"key":"ref13","first-page":"282","article-title":"Impact of Thinning and Packaging on a Deep Sub-Micron CMOS Product","author":"perry","year":"2009","journal-title":"Electronic Workshop Digest of DATE 2009 Friday Workshop on 3D Integration"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6107-1"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSM.2007.4446880"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003513"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1109\/3DIC.2009.5306569","article-title":"Through Silicon Via (TSV) DefectlPinhole Self Test Circuit for 3D-IC","author":"tsai","year":"2009","journal-title":"Proceedings IEEE International Conference on 3D System Integration (3DIC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.42"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.12"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/944027.944029"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"year":"2006","author":"da silva","key":"ref27"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1002\/9783527623051","author":"garrou","year":"2008","journal-title":"Handbook of 3D Integration-Technology and Applications of 3D Integrated Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1188257"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397268"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0367-5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585542"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223950"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2007.4299568"},{"key":"ref9","first-page":"52","article-title":"Interconnect Testing with Boundary Scan","author":"wagner","year":"1987","journal-title":"Proceedings IEEE International Test Conference (ITC)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387391"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966695"},{"key":"ref21","first-page":"1","article-title":"Through-Silicon Via and Die Stacking Technologies for Micro Systems Integration","author":"beyne","year":"2008","journal-title":"Proceedings IEEE International Electron Devices Meeting (IEDM)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437595"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306584"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090751"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457087.pdf?arnumber=5457087","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,22]],"date-time":"2020-07-22T14:04:12Z","timestamp":1595426652000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457087\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457087","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}