{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,13]],"date-time":"2025-09-13T16:02:07Z","timestamp":1757779327242,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457105","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"1797-1802","source":"Crossref","is-referenced-by-count":9,"title":["A new quaternary FPGA based on a voltage-mode multi-valued circuit"],"prefix":"10.1109","author":[{"given":"Cristiano","family":"Lazzari","sequence":"first","affiliation":[]},{"given":"Paulo","family":"Flores","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Monteiro","sequence":"additional","affiliation":[]},{"given":"Luigi","family":"Carro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.1993.343412"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"1480","DOI":"10.1109\/TED.2006.874751","article-title":"A novel voltage-mode cmos quaternary logic design","volume":"53","author":"cunha","year":"2006","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923242"},{"key":"ref13","first-page":"585","article-title":"New generation of predictive technology model for sub-45nm design exploration","author":"zhao","year":"2006","journal-title":"International Symposium on Quality Electronic Design"},{"journal-title":"Xilinx Inc","article-title":"Spartan-3 fpga family data sheet","year":"2008","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/16.249433"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1353610.1353621"},{"journal-title":"Cadence Design Systems Inc","article-title":"Virtuoso ultrasim simulator user guide","year":"2009","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/503057.503058"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852293"},{"key":"ref6","first-page":"340","article-title":"Multiple-valued logic in vlsi: Challenges and opportuni-ties","author":"dubrova","year":"1999","journal-title":"Proc Norchip 99"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.07.001"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.713314"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542301"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2006.8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.475711"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457105.pdf?arnumber=5457105","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:05Z","timestamp":1498016885000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457105\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457105","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}