{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:30:28Z","timestamp":1729632628323,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457116","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"679-684","source":"Crossref","is-referenced-by-count":15,"title":["Design space exploration of a mesochronous link for cost-effective and flexible GALS NOCs"],"prefix":"10.1109","author":[{"given":"Daniele","family":"Ludovici","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alessandro","family":"Strano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgi N","family":"Gaydadjiev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2006.17"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492732"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2008.4567241"},{"key":"ref13","first-page":"110","article-title":"Voltage-Frequency Island Partitioning for GALS-based Networks-on-Chip","author":"ogras","year":"2007","journal-title":"Proc IEEE\/ACM Design Automation Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CSIE.2009.520"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341517"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.13"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/95402"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/TVLSI.2008.2001947","article-title":"High Performance, Energy Efficiency, and Scalability with GALS Chip Multiprocessors","volume":"17","author":"yu","year":"2009","journal-title":"IEEE Trans VLSI"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243842"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090727"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071473"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2005.4286861"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.48"},{"key":"ref8","first-page":"559","article-title":"Xpipes Lite: a Synthesis Oriented Design Library for Networks on Chips","author":"stergiou","year":"2005","journal-title":"DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref2","first-page":"139","article-title":"Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture","author":"panades","year":"2008","journal-title":"Int Symp on Networks-on-Chip"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.11"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.30"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.28"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.16"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629940"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090859"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071470"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457116.pdf?arnumber=5457116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:23Z","timestamp":1498016903000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457116\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457116","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}