{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:47:20Z","timestamp":1729666040998,"version":"3.28.0"},"reference-count":33,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457117","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:33Z","timestamp":1361297793000},"page":"661-666","source":"Crossref","is-referenced-by-count":14,"title":["Monolithically stackable hybrid FPGA"],"prefix":"10.1109","author":[{"given":"Dmitri","family":"Strukov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609462"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796620"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2008.8.2.128"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1021\/nl901874j"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.0906949106"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117221"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"72711","DOI":"10.1117\/12.814370","article-title":"SEMATECH's nanoImprint program: A key enabler for nanoimprint introduction","volume":"7271","author":"lloyd","year":"2009","journal-title":"Proc SPIE"},{"key":"ref13","first-page":"532","article-title":"DAG-aware AIG rewriting: A fresh look at combinational logic synthesis","author":"mishchenko","year":"0","journal-title":"Proc DAC'06"},{"key":"ref14","first-page":"836","article-title":"Improvements to combinational equivalence checking","author":"mishchenko","year":"0","journal-title":"Proc ICCAD‘06"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560122"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397290"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2007.907841"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907860"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937446"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1049\/mnl:20070034"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4941-0"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"article-title":"Low energy field-programmable gate array","year":"2000","author":"george","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1147\/rd.252.0152"},{"year":"2007","key":"ref29","article-title":"SX-A family FPGAs v.5.3"},{"key":"ref5","first-page":"115","article-title":"DPGA utilization and application","author":"dehon","year":"0","journal-title":"Proc FPGA‘96"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/B978-044451494-3\/50002-0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"article-title":"Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation","year":"2007","author":"dehon","key":"ref1"},{"key":"ref20","first-page":"921","article-title":"Exploring technology alternatives for nano-scale FPGA interconnects","author":"gayasen","year":"0","journal-title":"Proc DAC'05"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2008.2007645"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/NANONET.2006.346223"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508154"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907844"},{"key":"ref26","first-page":"86","article-title":"Ultralow-power reconfigurable computing with complimentary nano-electromechanical carbon nanotube switches","author":"bhunia","year":"0","journal-title":"Proc DAC'07"},{"key":"ref25","first-page":"16","article-title":"A hybrid Nano\/CMOSDynamically reconfigurable system - Part I: Architecture","volume":"5","author":"zhang","year":"2009","journal-title":"ACM J Emerg Technol"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457117.pdf?arnumber=5457117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:23Z","timestamp":1498031303000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":33,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457117","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}