{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T18:00:06Z","timestamp":1746036006785},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457123","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:33Z","timestamp":1361297793000},"page":"650-653","source":"Crossref","is-referenced-by-count":4,"title":["Capturing intrinsic parameter fluctuations using the PSP compact model"],"prefix":"10.1109","author":[{"given":"B","family":"Cheng","sequence":"first","affiliation":[]},{"given":"D","family":"Dideban","sequence":"additional","affiliation":[]},{"given":"N","family":"Moezi","sequence":"additional","affiliation":[]},{"given":"C","family":"Millar","sequence":"additional","affiliation":[]},{"given":"G","family":"Roy","sequence":"additional","affiliation":[]},{"given":"X","family":"Wang","sequence":"additional","affiliation":[]},{"given":"S","family":"Roy","sequence":"additional","affiliation":[]},{"given":"A","family":"Asenov","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.813457"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2006.307735"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2004647"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2001030"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2004.09.005"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1002\/0471725331","author":"jackson","year":"1991","journal-title":"A User's Guide to Principal Components"},{"key":"ref4","first-page":"165","article-title":"Statistical Compact Modelling of Variations in Nano MOSFETs","author":"lin","year":"2008","journal-title":"VLSI-TSA"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808305"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.881006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2001.928640"},{"key":"ref8","article-title":"A 45 nm Logic Technology with High-k + Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193 nm Dry Patterning, and 100% Pb-free Packaging","author":"mistry","year":"2007","journal-title":"IEDM"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/16.915703"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796712"},{"key":"ref1","first-page":"638","article-title":"MOSFET modeling for 45nm and beyond","author":"cao","year":"0","journal-title":"Computer-Aided Design"},{"key":"ref9","article-title":"A Highly Scaled, High Performance 45nm Bulk Logic CMOS Technology with 0.242 f-lm2SRAM Cell","author":"cheng","year":"2007","journal-title":"IEDM"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457123.pdf?arnumber=5457123","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:22Z","timestamp":1498031302000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457123\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457123","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}