{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:53:13Z","timestamp":1725681193412},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457128","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:33Z","timestamp":1361297793000},"page":"638-641","source":"Crossref","is-referenced-by-count":1,"title":["Clock gating approaches by IOEX graphs and cluster efficiency plots"],"prefix":"10.1109","author":[{"given":"Jithendra","family":"Srinivas","sequence":"first","affiliation":[]},{"given":"Jairam","family":"S.","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1145\/263272.263307","article-title":"A method of redundant clocking detection and power reduction at RT level design","author":"ohnishi","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"},{"article-title":"Methods for improving the efficiency of clock gating within low power clock trees","year":"2002","author":"dean","key":"ref3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810342"},{"key":"ref2","first-page":"184","article-title":"Power reduction through clock gating by symbolic manipulation","author":"theeuwen","year":"1996","journal-title":"Proc IFIP Int Workshop on Logic and Architecture Synthesis"},{"key":"ref1","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457128.pdf?arnumber=5457128","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,13]],"date-time":"2020-11-13T22:30:51Z","timestamp":1605306651000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5457128\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457128","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}