{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:45:20Z","timestamp":1725389120028},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457141","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"568-573","source":"Crossref","is-referenced-by-count":4,"title":["An accurate system architecture refinement methodology with mixed abstraction-level virtual platform"],"prefix":"10.1109","author":[{"family":"Zhe-Mao Hsu","sequence":"first","affiliation":[]},{"family":"Jen-Chieh Yeh","sequence":"additional","affiliation":[]},{"family":"I-Yao Chuang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244108"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1117278.1117293"},{"key":"ref10","first-page":"188","article-title":"Overview of ITRI PAC project-from VLIW DSP processor to multi-core computing platform","author":"lin","year":"2008","journal-title":"Proc Int Symp VLSI Design Automat Test (VLSI-DAT)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCIT.2007.420"},{"key":"ref5","first-page":"125","article-title":"A HW\/SW cosimulation framework for the verification of multi-CPU systems","author":"cordibella","year":"2008","journal-title":"Proc 7th Annu IEEE Int Workshop High Level Design Validation and Test (HLDVT)"},{"key":"ref8","first-page":"580","article-title":"System CoDesigner: Automatic design space exploration and rapid prototyping from behavioral models","author":"haubelt","year":"2008","journal-title":"Proc Design Automation Conference (DAC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICESS.2008.94"},{"year":"0","key":"ref2","article-title":"Transaction Level Modeling (TLM) Library, Open SystemC Initiative (OSCI)"},{"key":"ref9","first-page":"102","article-title":"Refinement and reuse of TLM 2.0 Models: the key for ESL success","author":"victor","year":"2009","journal-title":"Proc Int Symp VLSI Design Automat Test (VLSI-DAT)"},{"year":"2007","key":"ref1","article-title":"International Technology Roadmap for Semiconductors (ITRS)"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457141.pdf?arnumber=5457141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T01:09:50Z","timestamp":1489885790000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457141","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}