{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:04:18Z","timestamp":1730214258479,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457148","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:33Z","timestamp":1361297793000},"page":"538-543","source":"Crossref","is-referenced-by-count":2,"title":["Simulation-based verification of the MOST NetInterface specification revision 3.0"],"prefix":"10.1109","author":[{"given":"Andreas","family":"Braun","sequence":"first","affiliation":[]},{"given":"Oliver","family":"Bringmann","sequence":"additional","affiliation":[]},{"given":"Djones","family":"Lettnin","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Rosenstiel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Veri cation of Temporal Properties in Automotive Embedded Software","author":"lettnin","year":"0","journal-title":"Design Automation and Test in Europe DATE03"},{"key":"ref11","article-title":"Assertion Based Veri cation of PSL for SystemC Designs","author":"habibi","year":"0","journal-title":"SOC 04 International Symposium on System-on-Chip"},{"key":"ref12","article-title":"Coverage Driven Veri cation applied to Embedded Software","author":"lettnin","year":"0","journal-title":"IEEE Computer Society Annual Symposium on VLSI ISVLSI-04"},{"year":"0","key":"ref13","article-title":"MOST Cooperation"},{"year":"0","key":"ref14","article-title":"FlexRay Consortium"},{"year":"0","key":"ref15"},{"journal-title":"Introduction to Formal Hardware Veri cation","year":"0","author":"kropf","key":"ref16"},{"journal-title":"Software Qualität Testen Analysieren und Veri zieren von Software","year":"0","author":"liggesmeyer","key":"ref17"},{"journal-title":"Hardware Design Verification Simulation and Formal Method-Based Approaches","year":"0","author":"lam","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341528"},{"key":"ref4","article-title":"Formal veri cation of LTL formulas for SystemC designs","volume":"3","author":"grosse","year":"0","journal-title":"Proc International Symposium on Circuits and Systems"},{"journal-title":"Formal Methods for Real Time Systems Automatic Veri - cation & Validation","year":"0","author":"larsen","key":"ref3"},{"key":"ref6","article-title":"Design and Veri cation of SystemC Transaction-Level Models","author":"habibi","year":"0","journal-title":"IEEE Transactions on Very Large Scale Integration Systems - TVLSI"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2002.1185338"},{"key":"ref8","article-title":"A NoC Simulation and Veri cation Platform Based on SystemC","author":"chai","year":"0","journal-title":"CSSE 08 International Conference on Computer Science and Software Engineering"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2005.65"},{"year":"0","key":"ref2","article-title":"Bell Labs"},{"key":"ref9","article-title":"System-Level Development and Veri cation of the FlexRay Communication Controller Model Based on SystemC","author":"kim","year":"0","journal-title":"Future Generation Communication and Networking FGCN '08 Second International Conference"},{"journal-title":"IEC 61508 Umfassende Sicherheit für Maschinen und Anlagen","year":"0","author":"kieviet","key":"ref1"},{"year":"0","key":"ref20","article-title":"Property Speci cation Language (PSL)"},{"key":"ref22","article-title":"Model Based Veri cation of SystemC Designs","author":"moinudeen","year":"0","journal-title":"IEEE North-East Workshop on Circuits and Systems"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915111"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/32.83906"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1984.5010257"},{"key":"ref25","article-title":"Transaction level error susceptibility model for bus based SoC architectures","author":"srinivasan","year":"0","journal-title":"7th International Symposium on Quality Electronic Design ISQED '06"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457148.pdf?arnumber=5457148","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T02:10:27Z","timestamp":1489889427000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457148\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457148","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}