{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,13]],"date-time":"2025-05-13T06:44:39Z","timestamp":1747118679071},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457149","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"520-525","source":"Crossref","is-referenced-by-count":3,"title":["Dual-Vth leakage reduction with Fast Clock Skew Scheduling Enhancement"],"prefix":"10.1109","author":[{"family":"Meng Tie","sequence":"first","affiliation":[]},{"family":"Haiying Dong","sequence":"additional","affiliation":[]},{"family":"Tong Wang","sequence":"additional","affiliation":[]},{"family":"Xu Cheng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"103","article-title":"Skewed flip-flop transformation for minimizing leakage in sequential circuits","author":"seomun","year":"2007","journal-title":"Proc Design Automation Conference"},{"key":"ref3","first-page":"205","article-title":"Low power design using dual threshold voltage","author":"ho","year":"2004","journal-title":"Proceedings of the Conference on Asia South Pacific Design Automation"},{"key":"ref10","article-title":"Performance analysis and optimization of asynchronous circuits","author":"burns","year":"1991","journal-title":"California Institute of Technology Computer Science Dept CA"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2008.4479790"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159768"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268946"},{"year":"0","key":"ref12","article-title":"QSopt Linear Programming Solver"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391625"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195504"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.748196"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147150"},{"journal-title":"Leakage in Nanometer CMOS Technologies","year":"2006","author":"narendra","key":"ref1"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457149.pdf?arnumber=5457149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T22:14:23Z","timestamp":1489875263000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457149\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457149","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}