{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:00:57Z","timestamp":1759147257870,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457152","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"514-519","source":"Crossref","is-referenced-by-count":4,"title":["Power gating design for standard-cell-like structured ASICs"],"prefix":"10.1109","author":[{"family":"Sin-Yu Chen","sequence":"first","affiliation":[]},{"family":"Rung-Bin Lin","sequence":"additional","affiliation":[]},{"family":"Hui-Hsiang Tung","sequence":"additional","affiliation":[]},{"family":"Kuen-Wey Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"782","article-title":"Exploring regular fabrics to optimize the performance-cost trade-off","author":"pileggi","year":"2004"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/640000.640039"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"723","DOI":"10.1109\/TCAD.2003.811454","article-title":"PLA-based regular structures and their synthesis","volume":"22","author":"mo","year":"2003","journal-title":"IEEE Trans on CAD"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1093\/ietele\/e91-c.4.509"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366185"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.50"},{"key":"ref16","first-page":"192","article-title":"Design automation for mask programmable fabrics","author":"shenoy","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref17","first-page":"204","article-title":"Routing architecture exploration for regular fabrics","author":"kheterpal","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref18","first-page":"74","article-title":"Creating a power-aware strcutured ASIC","author":"taylor","year":"2004"},{"key":"ref19","first-page":"847","article-title":"1-V power supply high-speed digital circuit technology with multi-threshold voltage CMOS","author":"mutoh","year":"1995","journal-title":"IEEE JSSC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366173"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981088"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146945"},{"year":"0","key":"ref3","article-title":"The configurable logic company [Online]"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981086"},{"key":"ref5","article-title":"FlexASIC structured array: a solution to the DSM challenge","author":"levinthal","year":"2005","journal-title":"DesignCon"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863196"},{"year":"2004","key":"ref7","article-title":"RapidChip technology: fast custom silicon through platform-based design"},{"year":"0","key":"ref2","article-title":"HardCopy ASIC Design Flow [Online]"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884051"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240929"},{"key":"ref20","first-page":"1324","article-title":"Design and optimization of multi-threshold CMOS (MTCMOS) circuits","author":"anis","year":"2003","journal-title":"TCAD"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"495","DOI":"10.1145\/277044.277180","article-title":"MTCMOS hierarchical sizing based on mutual exclusive discharge patterns","author":"kao","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393938"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382635"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2006.258121"},{"key":"ref26","first-page":"937","article-title":"Distributed sleep transistor network for power reduction","author":"long","year":"2004","journal-title":"IEEE TVLSI"},{"key":"ref25","first-page":"238","article-title":"Two-phase fine-grain sleep transistor insertion technique in leakage critical circuits","author":"wang","year":"2006","journal-title":"ISLPED"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457152.pdf?arnumber=5457152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:12Z","timestamp":1498016892000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457152\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457152","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}