{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:06Z","timestamp":1772725566287,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457154","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"502-507","source":"Crossref","is-referenced-by-count":23,"title":["FlashPower: A detailed power model for NAND flash memory"],"prefix":"10.1109","author":[{"given":"Vidyabhushan","family":"Mohan","sequence":"first","affiliation":[]},{"given":"Sudhanva","family":"Gurumurthi","sequence":"additional","affiliation":[]},{"given":"Mircea R","family":"Stan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1968.16430"},{"key":"ref11","author":"sakui","year":"2009","journal-title":"private correspondence"},{"key":"ref12","year":"0","journal-title":"K9XXG08XXM Flash Memory Specification"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.365453"},{"key":"ref14","article-title":"A 3.3V 32Mb NAND flash memory with incremental step pulse programming scheme","author":"suh","year":"1995","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.328638"},{"key":"ref16","author":"wang","year":"2005","journal-title":"Modern DRAM Memory Systems Performance Analysis and A High Performance Power-Constrained DRAM Scheduling Algorithm"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1089733.1089735"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555790"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977396"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"ref7","year":"2007","journal-title":"Process integration devices and structures (PIDS)"},{"key":"ref2","author":"brewer","year":"2008","journal-title":"Nonvolatile Memory Technologies With Emphasis on Flash"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508270"},{"key":"ref9","article-title":"A 90-nm CMOS 1.8V 2-Gb NAND flash memory for mass storage applications","author":"lee","year":"2003","journal-title":"ISSCC"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","location":"Dresden","start":{"date-parts":[[2010,3,8]]},"end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457154.pdf?arnumber=5457154","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T22:17:53Z","timestamp":1489875473000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457154\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457154","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}