{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:53:05Z","timestamp":1729633985077,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457182","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T18:16:33Z","timestamp":1361297793000},"page":"339-344","source":"Crossref","is-referenced-by-count":1,"title":["AVGS-Mux style: A novel technology and device independent technique for reducing power and compensating process variations in FPGA fabrics"],"prefix":"10.1109","author":[{"given":"Bahman","family":"Kheradmand-Boroujeni","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Piguet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yusuf","family":"Leblebici","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344675"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.856795"},{"key":"ref6","first-page":"12","article-title":"The Power of FPGA Architectures","author":"tuan","year":"2007","journal-title":"Xilinx Xcell Journal"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.844788"},{"key":"ref5","first-page":"624","article-title":"An Adaptive FPGA Architecture with Process Variation Compensation and Reduced Leakage","author":"nabaa","year":"2006","journal-title":"Design Automation Conference (DAC)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2003.815862"},{"journal-title":"Xilinx Corp","article-title":"Virtex FPGA User Guides and “Xilinx FPGA Editor","year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391672"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1712","DOI":"10.1109\/TCAD.2005.852293","article-title":"Power Modeling and Characteristics of Field Programmable Gate Arrays","volume":"24","author":"li","year":"2005","journal-title":"IEEE Transactions on CAD of ICs and Systems"},{"journal-title":"wr-010003-1 0","article-title":"FPGA Architecture","year":"2006","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457182.pdf?arnumber=5457182","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:48:23Z","timestamp":1498031303000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457182\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457182","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}