{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,7]],"date-time":"2024-08-07T06:36:17Z","timestamp":1723012577209},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457185","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"source":"Crossref","is-referenced-by-count":6,"title":["A reconfigurable multiprocessor architecture for a reliable face recognition implementation"],"prefix":"10.1109","author":[{"given":"Antonino","family":"Tumeo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Regazzoni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gianluca","family":"Palermo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrizio","family":"Ferrandi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1524\/itit.2007.49.3.181"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1284480.1284531"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629992"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2005.1525999"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.1"},{"key":"ref3","year":"0","journal-title":"Colorado State University Evaluation of Face Recognition Algorithms"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.9"},{"key":"ref5","article-title":"Using an fpga as a protyping platform for multi-core processor applications","author":"clark","year":"2005","journal-title":"WARFP-2005 Workshop on Architecture Research using FPGA Platforms"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228841"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.286"},{"key":"ref2","year":"0","journal-title":"Face Recognition Home Page"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193225"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403625"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","location":"Dresden","start":{"date-parts":[[2010,3,8]]},"end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457185.pdf?arnumber=5457185","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T20:44:05Z","timestamp":1489869845000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457185\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457185","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}