{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:13:04Z","timestamp":1729649584184,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457195","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"279-282","source":"Crossref","is-referenced-by-count":17,"title":["Towards a chip level reliability simulator for copper\/low-k backend processes"],"prefix":"10.1109","author":[{"given":"Muhammad","family":"Bashir","sequence":"first","affiliation":[]},{"given":"Linda","family":"Milor","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"1867","DOI":"10.1016\/j.microrel.2004.07.099","article-title":"Analysis of the layout impact on electric fields in interconnect structures using finite element method","volume":"44","author":"hong","year":"2004","journal-title":"Microelectronics Reliability"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2007.369920"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2007.07.023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.121544"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.896638"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2006.11.017"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2009.07.033"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2006.876572"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1063\/1.2112171"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.151"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.1985.362066"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457195.pdf?arnumber=5457195","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:21Z","timestamp":1498016901000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457195\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457195","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}