{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T12:47:30Z","timestamp":1759495650261},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457218","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"166-171","source":"Crossref","is-referenced-by-count":26,"title":["TSV redundancy: Architecture and design issues in 3D IC"],"prefix":"10.1109","author":[{"family":"Ang-Chih Hsieh","sequence":"first","affiliation":[]},{"family":"TingTing Hwang","sequence":"additional","affiliation":[]},{"family":"Ming-Tung Chang","sequence":"additional","affiliation":[]},{"family":"Min-Hsiu Tsai","sequence":"additional","affiliation":[]},{"family":"Chih-Mou Tseng","sequence":"additional","affiliation":[]},{"given":"Hung-Chun","family":"Li","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0491"},{"key":"ref11","article-title":"Impact of Wafer-Level 3D Stacking on the Yield of ICs","author":"patti","year":"2007","journal-title":"Future Lab International"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796516"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346786"},{"key":"ref14","article-title":"Enabling SOI-Based Assembly Technology for Three-Dimensional Integrated Circruits","author":"topol","year":"2005","journal-title":"IEDM"},{"key":"ref4","first-page":"125","article-title":"Wafer-Level 3D Interconnects via Cu Bonding","author":"morrow","year":"2004","journal-title":"Proceedings of the Advanced Metallization Conference"},{"key":"ref3","article-title":"Z-axis Interconnect Using Fine Pitch, Nanoscale Through Silicon Vias: Process Development","author":"siesshoefer","year":"2004","journal-title":"ECTC"},{"key":"ref6","first-page":"130","article-title":"8Gb 3D DDR3 DRAM Using Through-Silicon-Via Technology","author":"kang","year":"0","journal-title":"ISSCC Dig of Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1002\/9783527623051"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.125"},{"key":"ref7","article-title":"A Low-Overhead Faule Tolerance Scheme for TSV-Based 3D Network on Chip Links","author":"igor","year":"2008","journal-title":"ICCAD"},{"key":"ref2","first-page":"268","article-title":"Three-Dimensional Integrated Circuit for Low Power, High-Bandwidth Systems on a Chip","author":"burns","year":"0","journal-title":"ISSCC Dig of Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457218.pdf?arnumber=5457218","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T22:36:39Z","timestamp":1489876599000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457218\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457218","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}