{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,12]],"date-time":"2026-03-12T10:29:16Z","timestamp":1773311356218,"version":"3.50.1"},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457229","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"93-98","source":"Crossref","is-referenced-by-count":8,"title":["IP routing processing with graphic processors"],"prefix":"10.1109","author":[{"family":"Shuai Mu","sequence":"first","affiliation":[]},{"family":"Xinya Zhang","sequence":"additional","affiliation":[]},{"family":"Nairen Zhang","sequence":"additional","affiliation":[]},{"family":"Jiaxin Lu","sequence":"additional","affiliation":[]},{"given":"Yangdong Steve","family":"Deng","sequence":"additional","affiliation":[]},{"family":"Shu Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","article-title":"A New 3-Dimensional VLSI Scheme-2.5-Dimensional Integration","author":"deng","year":"2010"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"ref33","author":"turner","year":"0","journal-title":"Tcpreplay"},{"key":"ref32","year":"0"},{"key":"ref31","article-title":"Trie Memory","volume":"3","author":"fredlin","year":"1960","journal-title":"Communications of ACM"},{"key":"ref30","first-page":"93","article-title":"Tree-Based Packet Routing Table for Berkeley Unix","author":"sklower","year":"1991","journal-title":"Proceedings of Winter Usenix Conference"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1323548.1323571"},{"key":"ref36","article-title":"EDA Applications on GPUs","author":"deng","year":"2009","journal-title":"Proc of Int'l Conf’ on Computer Aided Design"},{"key":"ref35","year":"0"},{"key":"ref34","year":"0"},{"key":"ref10","first-page":"189","article-title":"Designing extensible IP router software","author":"handley","year":"2005","journal-title":"Symposium on Networked Systems Design & Implementation"},{"key":"ref11","article-title":"The push of network processing to the top of pyramid","author":"eatherton","year":"2005","journal-title":"keynot at ANCS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/90.700888"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1282427.1282391"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1397718.1397724"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/COMSNETS.2009.4808883"},{"key":"ref16","author":"trank","year":"2008","journal-title":"Packet Processing with Intel Multi-core Processors"},{"key":"ref17","year":"2009","journal-title":"CUDA Programming Guide CUDA Driver Toolkit and SDK code samples"},{"key":"ref18","author":"crowley","year":"2002","journal-title":"Network Processor Design Issues and Practices"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919649"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1002\/0470113952"},{"key":"ref4","year":"0","journal-title":"Juniper Networds T Series Core Routers Architecture Overview"},{"key":"ref27","author":"hopcroft","year":"2000","journal-title":"Introduction to Automata Theory Languages and Computations"},{"key":"ref3","year":"0","journal-title":"Cisco Carrier Routing System"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HSPR.2008.4734449"},{"key":"ref29","article-title":"Shared Memory Multiprocessor Architectures for Softwre IP Routers","volume":"14","author":"luo","year":"2003","journal-title":"IEEE Trans on Parallel and Distributed Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1095890.1095899"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951735"},{"key":"ref7","author":"varghese","year":"2005","journal-title":"Network Algorithmics"},{"key":"ref2","year":"0","journal-title":"Snort users manual 2 8 0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/354871.354874"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICACT.2008.4493866"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"116","DOI":"10.1007\/978-3-540-87403-4_7","article-title":"Gnort: High Performance Network Intrusion Detection Using Graphics Processors","author":"vasiliasdis","year":"2008","journal-title":"Proceedings of the 11th International Symposium on Recent Advances in Intrusion Detection"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.802001"},{"key":"ref21","year":"2002","journal-title":"PCI Express Base Specification Revision 1 0a"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/CDC.2004.1428609"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/360825.360855"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511546853"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","location":"Dresden","start":{"date-parts":[[2010,3,8]]},"end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457229.pdf?arnumber=5457229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:12Z","timestamp":1498016892000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457229\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457229","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}