{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,29]],"date-time":"2025-10-29T03:34:08Z","timestamp":1761708848022,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,3]]},"DOI":"10.1109\/date.2010.5457237","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T13:16:33Z","timestamp":1361279793000},"page":"45-50","source":"Crossref","is-referenced-by-count":21,"title":["MEDEA: a hybrid shared-memory\/message-passing multiprocessor NoC-based architecture"],"prefix":"10.1109","author":[{"given":"Sergio V","family":"Tota","sequence":"first","affiliation":[]},{"given":"Mario R","family":"Casu","sequence":"additional","affiliation":[]},{"given":"Massimo Ruo","family":"Roch","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Rostagno","sequence":"additional","affiliation":[]},{"given":"Maurizio","family":"Zamboni","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195494"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/5.747864"},{"key":"ref12","article-title":"ASCOMA: an adaptive hybrid shared memory architecture","author":"kuo","year":"1998","journal-title":"Proc Int Conf Parallel Processing"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2005.03.006"},{"key":"ref14","first-page":"263","article-title":"Routing in Communication Networks","author":"steenstrup","year":"1995"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127957"},{"journal-title":"Tensilica White Paper","year":"0","key":"ref16"},{"key":"ref17","article-title":"MPI: The Complete Reference","author":"snir","year":"1998","journal-title":"MIT Press"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511812583"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1278480.1278668"},{"key":"ref4","article-title":"TILE64 - Processor: A 64-Core SoC with Mesh Interconnect","author":"bell","year":"0","journal-title":"ISSCC 2008"},{"key":"ref3","article-title":"A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC Processor","author":"tremblay","year":"2008","journal-title":"ISSCC 2008"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1145\/1360612.1360617","article-title":"Larrabee: A Many-Core x86 Architecture for Visual Computing","volume":"27","author":"seiler","year":"2008","journal-title":"ACM Transactions on Graphics"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493905"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2008.18"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref2","article-title":"An 8-core, 64-thread, 64-bit, power efficient SPARC SoC (Niagara2)","author":"nawathe","year":"2007","journal-title":"ISSCC 2007"},{"journal-title":"The International Technology Roadmap for Semiconductors Web Site","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288140"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011239"}],"event":{"name":"2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)","start":{"date-parts":[[2010,3,8]]},"location":"Dresden","end":{"date-parts":[[2010,3,12]]}},"container-title":["2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5450668\/5456897\/05457237.pdf?arnumber=5457237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:48:21Z","timestamp":1498016901000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5457237\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/date.2010.5457237","relation":{},"subject":[],"published":{"date-parts":[[2010,3]]}}}