{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:30Z","timestamp":1763468130964},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763007","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-6","source":"Crossref","is-referenced-by-count":5,"title":["VESPA: Variability emulation for System-on-Chip performance analysis"],"prefix":"10.1109","author":[{"given":"V J","family":"Kozhikkottu","sequence":"first","affiliation":[]},{"given":"R","family":"Venkatesan","sequence":"additional","affiliation":[]},{"given":"A","family":"Raghunathan","sequence":"additional","affiliation":[]},{"given":"S","family":"Dey","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1","article-title":"Embedded multi-processor system-on-chip (MP-SoC) design considering process variations","author":"wang","year":"2008","journal-title":"Proc IPDPS"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167534"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120852"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403610"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391627"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785501"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1391962.1391967"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2006.4271862"},{"year":"0","key":"ref18"},{"article-title":"Statistical methods and scientific inference","year":"1956","author":"fisher","key":"ref19"},{"key":"ref4","first-page":"535","article-title":"Total power-optimal pipelining and parallel processing under process variations in nanometer technology","author":"kim","year":"2005","journal-title":"Proc ICCAD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840407"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4542086"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007491"},{"year":"0","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219020"},{"key":"ref9","first-page":"877","article-title":"System-on-chip power management considering leakage power variations","author":"chandra","year":"2007","journal-title":"Proc DAC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065752"},{"year":"0","key":"ref22"},{"year":"0","key":"ref21"},{"year":"0","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852295"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763007.pdf?arnumber=5763007","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T11:16:57Z","timestamp":1490095017000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763007\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763007","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}