{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T07:22:44Z","timestamp":1742800964634},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763056","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-6","source":"Crossref","is-referenced-by-count":14,"title":["Interpolation sequences revisited"],"prefix":"10.1109","author":[{"given":"G","family":"Cabodi","sequence":"first","affiliation":[]},{"given":"S","family":"Nocco","sequence":"additional","affiliation":[]},{"given":"S","family":"Quer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"772","article-title":"Stepping Forward with Interpolants in Unbounded Model Checking","author":"cabodi","year":"0","journal-title":"Proc Int'l Conf on Computer-Aided Design"},{"key":"ref11","first-page":"435","article-title":"Benefits of Bounded Model Checking at an Industrial Setting","author":"copty","year":"0","journal-title":"Proc Computer Aided Verification"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1023\/B:FORM.0000040025.89719.f3"},{"key":"ref13","article-title":"A Single-Instance Incremental SAT Formulation of Proof and Counterexample Abstraction","author":"een","year":"0","journal-title":"Proc Int'l Workshop on Logic Synthesis"},{"key":"ref14","first-page":"317","article-title":"Symbolic Model Checking Using SAT Procedures instead of BDDs","author":"biere","year":"0","journal-title":"Proc Design Automation Conference"},{"key":"ref4","first-page":"39","article-title":"Interpolant-based Transition Relation Appproximation","author":"mcmillan","year":"0","journal-title":"Proc Computer Aided Verification"},{"key":"ref3","first-page":"1","article-title":"Interpolation and SAT-based Model Checking","author":"mcmillan","year":"0","journal-title":"Proc Computer Aided Verification Boulder"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2006.12.021"},{"key":"ref5","first-page":"367","article-title":"Improvements to the Implementation of Interpolant-based Model Checking","author":"marques-silva","year":"0","journal-title":"Proc Correct Hardware Design and Verification Methods"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.30"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78163-9_10"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.2140\/pjm.1959.9.155"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2307\/2963594"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2009.5351148"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763056.pdf?arnumber=5763056","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T09:28:26Z","timestamp":1490088506000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763056\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763056","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}