{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T04:22:35Z","timestamp":1725769355386},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763057","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-6","source":"Crossref","is-referenced-by-count":8,"title":["Automated debugging of SystemVerilog assertions"],"prefix":"10.1109","author":[{"given":"B","family":"Keng","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S","family":"Safarpour","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A","family":"Veneris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"91","article-title":"Automating post-silicon debugging and repair","author":"chang","year":"0","journal-title":"Int'l Conf on CAD"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923234"},{"key":"ref12","first-page":"1","article-title":"IEEE Standard for System Verilog-Unified Hardware Design, Specifi-cation, and Verification Language","year":"2009","journal-title":"IEEE Std 80&#x2013;2000"},{"key":"ref13","first-page":"1","article-title":"IEEE Standard for Property Specification Language (PSL)","year":"2010","journal-title":"IEEE Std 1850&#x2013;2010"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243776"},{"key":"ref15","first-page":"75","article-title":"Synthesizing SVA local variables for formal verification","author":"long","year":"0","journal-title":"Design Automation Conf"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8586-4"},{"journal-title":"A Practical Guide for System Verilog Assertions","year":"2005","author":"vijayaraghaven","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30494-4_23"},{"key":"ref19","article-title":"Adding Last-Minute Assertions: Lessons Learned (a little late) about Designing for Verification","author":"sutherland","year":"2009","journal-title":"DVCON"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775927"},{"key":"ref3","article-title":"Assertion-Based Hardware Debugging","author":"tabbara","year":"0","journal-title":"DVCON"},{"key":"ref6","first-page":"644","article-title":"Untwist your brain - Efficient debugging and diagnosis of complex assertions","author":"siegel","year":"0","journal-title":"Design Automation Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630082"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.811329"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5693-0","author":"huang","year":"1998","journal-title":"Formal Equivalence Checking and Design Debugging"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9228-4"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1561\/1000000013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852031"},{"journal-title":"Opencores org","year":"2007","key":"ref20"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation &amp; Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763057.pdf?arnumber=5763057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:50:07Z","timestamp":1498017007000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763057\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763057","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}