{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:27:44Z","timestamp":1729610864072,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763061","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A shared-variable-based synchronization approach to efficient cache coherence simulation for multi-core systems"],"prefix":"10.1109","author":[{"family":"Cheng-Yang Fu","sequence":"first","affiliation":[]},{"family":"Meng-Huan Wu","sequence":"additional","affiliation":[]},{"family":"Ren-Song Tsay","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065669"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320059"},{"journal-title":"OSCI","year":"0","key":"ref12"},{"journal-title":"Andes","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.7"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808204"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/2.55497"},{"key":"ref17","first-page":"24","article-title":"The SPLASH-2 Programs: Characterization and Methodological Considerations","author":"woof","year":"1995","journal-title":"ISCA"},{"key":"ref18","first-page":"1177","article-title":"Automatic Generation of Software TLM in Multiple Abstraction Layers for Efficient HW\/SW Co-simulation","author":"wu","year":"2010","journal-title":"DATE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.327"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/88.473612"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"92","DOI":"10.1145\/1105734.1105747","article-title":"Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset","volume":"33","author":"martin","year":"0","journal-title":"SIGARCH"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2006","author":"hennessy","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1629335.1629362"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364685"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-6648-1"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"ref9","first-page":"315","article-title":"Timepatch: A Novel Technique for the Parallel Simulation of Multiprocessor Caches","author":"shah","year":"1994","journal-title":"Proceedings of the ACM SIGMETRICS"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation &amp; Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763061.pdf?arnumber=5763061","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:50:06Z","timestamp":1498031406000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763061\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763061","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}