{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T08:07:15Z","timestamp":1767773235847},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763085","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-6","source":"Crossref","is-referenced-by-count":82,"title":["A fully-synthesizable single-cycle interconnection network for Shared-L1 processor clusters"],"prefix":"10.1109","author":[{"given":"A","family":"Rahimi","sequence":"first","affiliation":[]},{"given":"I","family":"Loi","sequence":"additional","affiliation":[]},{"given":"M R","family":"Kakoee","sequence":"additional","affiliation":[]},{"given":"L","family":"Benini","sequence":"additional","affiliation":[]}],"member":"263","event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763085.pdf?arnumber=5763085","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T09:02:04Z","timestamp":1490086924000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763085\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763085","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}