{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:31:10Z","timestamp":1725388270040},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763102","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Timing-constrained I\/O buffer placement for flip-chip designs"],"prefix":"10.1109","author":[{"family":"Zhi-Wei Chen","sequence":"first","affiliation":[]},{"family":"Jin-Tai Yan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"307","article-title":"Fractical cut: improved recursive bisection placement","author":"agnihotri","year":"2003","journal-title":"IEEE\/ACM International Conference on Computed-Aided Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337549"},{"key":"ref10","first-page":"341","article-title":"Signal skew aware floorplanning and bumper signal assignment technique for flip-chip","author":"wang","year":"2009","journal-title":"IEEE\/ACM Asia and South Pacific Design Automation Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464978"},{"journal-title":"Computational Geometry Algorithms and Applications","year":"2005","author":"de berg","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159705"},{"key":"ref8","first-page":"207","article-title":"Constraint driven I\/O planning and placement for chip-package co-design","author":"xiong","year":"2007","journal-title":"IEEE\/ACM Asia and South Pacific Design Automation Conference"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1118299.1118357"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852632"},{"key":"ref9","first-page":"604","article-title":"An implementation of performance-driven block and I10 placement for chip-package codesign","author":"lai","year":"2008","journal-title":"IEEE International Symposium on Quality Electronic Design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCMC.1993.302135"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763102.pdf?arnumber=5763102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T04:57:50Z","timestamp":1490072270000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763102","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}