{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:14Z","timestamp":1763468114641},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763108","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["A novel tag access scheme for low power L2 cache"],"prefix":"10.1109","author":[{"family":"Hyunsun Park","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sungjoo Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sunggu Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854333"},{"key":"ref11","article-title":"Timekeeping in the Memory System: Predicting and Optimizing Memory Behavior","author":"hu","year":"2002","journal-title":"Proc ISCA"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.6"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"journal-title":"Sun Microsystems OpenSPARC™ T2 System-On-Chip (SoC) Microarchitecture Specification","year":"2008","key":"ref14"},{"journal-title":"HP Labs CACTI 6 5","year":"0","key":"ref15"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1145\/1105734.1105748","article-title":"DRAMsim: A Memory System Simulator","author":"wang","year":"2005","journal-title":"ACM SIGARCH Computer Architecture News"},{"journal-title":"Tensilica Inc XPRES Compiler","year":"0","key":"ref17"},{"key":"ref4","article-title":"Bloom Filtering Cache Misses for Accurate Data Speculation and Prefetching","author":"peir","year":"0","journal-title":"Proc Supercomputing 2002"},{"key":"ref3","article-title":"Access-Mode Predictions for Low-Power Cache Design","author":"zhu","year":"2002","journal-title":"IEEE Micro"},{"key":"ref6","article-title":"Applying Decay to Reduce Dynamic Power in Set-Associative Caches","author":"keramidas","year":"0","journal-title":"Proc HiPEAC 2007"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594276"},{"key":"ref8","article-title":"Cache Decay: Exploiting Generational Behavior to Reduce Cache Leakage Power","author":"jaxiras","year":"0","journal-title":"Proc ISCAS'2001"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1061267.1061270"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991105"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313948"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379259"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763108.pdf?arnumber=5763108","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:50:08Z","timestamp":1498031408000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763108\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763108","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}