{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:04:54Z","timestamp":1730214294203,"version":"3.28.0"},"reference-count":52,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763145","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-6","source":"Crossref","is-referenced-by-count":44,"title":["Architectures and modeling of predictable memory controllers for improved system integration"],"prefix":"10.1109","author":[{"given":"B","family":"Akesson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K","family":"Goossens","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Calculating Memory System Power for DDR2","year":"2005","key":"ref39"},{"journal-title":"DDR2 SDRAM Specification JESD79–2F ed JEDEC Solid State Technology Association","year":"2009","key":"ref38"},{"key":"ref33","article-title":"Traffic shaping for an FPGA based SDRAM controller with complex QoS requirements","author":"heithecker","year":"0","journal-title":"Proc DAC 2005"},{"key":"ref32","article-title":"An efficient quality-aware memory controller for multimedia platform SoC","volume":"15","author":"lee","year":"2005","journal-title":"IEEE Trans Circuits Syst Video Technol"},{"journal-title":"Efficient shared dram subsystems for SOCs","year":"2001","author":"weber","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275774"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2007","author":"jacob","key":"ref37"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1999.818824"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.34"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2009.12"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377664"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346206"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090858"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2009","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.08.008"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/18.61109"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2010.61"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2010.35"},{"journal-title":"Embedded Multiprocessors Scheduling and Synchronization","year":"2000","author":"sriram","key":"ref23"},{"key":"ref26","article-title":"Tera-Scale Memory Challenges and Solutions","volume":"13","author":"dunning","year":"2009","journal-title":"Intel Technology Journal"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763146"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2007.4375796"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1145\/1269843.1269846"},{"key":"ref52","article-title":"Multiprocessor resource allocation for throughput-constrained synchronous dataflow graphs","author":"stuijk","year":"0","journal-title":"Proc DAC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1455229.1455231"},{"key":"ref11","article-title":"Absolutely positively on time: what would it take?","volume":"38","author":"lee","year":"2005","journal-title":"IEEE Trans Comput"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457246"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2006.29"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.43"},{"key":"ref15","article-title":"The Case for the Precision Timed (PRET) Machine","author":"edwards","year":"0","journal-title":"Proc DAC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.78"},{"key":"ref17","article-title":"A Composable, Energy-Managed, Real-Time MPSOC Plat-form","author":"molnos","year":"0","journal-title":"Proc of OPTIM'2010"},{"journal-title":"Predictable and Composable System-on-Chip Memory Controllers","year":"2010","author":"akesson","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837353"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090857"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0369-9_5"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2008.36"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364416"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873611"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.1998.666765"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/5.469298"},{"key":"ref9","article-title":"Composability and predictability for independent application development, verification, and execution","author":"akesson","year":"2010","journal-title":"Multiprocessor System-on-Chip - Hardware Design and Tool Integration"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0093"},{"key":"ref45","article-title":"Performance analysis of SoC architectures based on latency-rate servers","author":"vink","year":"0","journal-title":"Proc DATE 2008"},{"key":"ref48","article-title":"Efficient fair queueing using deficit round robin","author":"shreedhar","year":"0","journal-title":"Proceedings of SIGCOMM 1995"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/49.105173"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2009.13"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2008.21"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/90.731196"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2009.167"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763145.pdf?arnumber=5763145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:20:56Z","timestamp":1490080856000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763145\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":52,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763145","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}