{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:11:08Z","timestamp":1725721868600},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763146","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-6","source":"Crossref","is-referenced-by-count":12,"title":["SoC infrastructures for predictable system integration"],"prefix":"10.1109","author":[{"given":"P","family":"van der Wolf","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J","family":"Geuzebroek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ESTMED.2007.4375796"},{"key":"ref11","article-title":"Performance analysis of SoC architectures based on Latency-Rate servers","author":"vink","year":"0","journal-title":"Proc DATE 2008"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/18.61109"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/90.731196"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-45318-0","author":"leboudec","year":"2001","journal-title":"Network Calculus"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1049\/iet-cdt.2008.0093"},{"year":"1996","author":"hennessy","journal-title":"Computer Architecture A Quantitative Approach","key":"ref4"},{"key":"ref3","article-title":"Video processing requirements on SoC infrastructures","author":"van derwolf","year":"0","journal-title":"Proc DATE 2008"},{"year":"0","journal-title":"JEDEC Standard DDR3 SDRAM Specification","first-page":"79","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/216585.216588"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/MDT.2005.99"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/1455229.1455231"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/DATE.2009.5090858"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/DATE.2009.5090857"},{"key":"ref9","article-title":"Architectures and modeling of predictable memory controllers for improved system integration","author":"\u00e5kesson","year":"0","journal-title":"Proc DATE 2011"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763146.pdf?arnumber=5763146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:50:07Z","timestamp":1498031407000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763146","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}