{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,19]],"date-time":"2025-10-19T15:46:38Z","timestamp":1760888798827},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763151","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-6","source":"Crossref","is-referenced-by-count":12,"title":["On the efficacy of NBTI mitigation techniques"],"prefix":"10.1109","author":[{"family":"Tuck-Boon Chan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J","family":"Sartori","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Department of Electrical Engineering Arizon State University personal communication","year":"2010","author":"yu","key":"ref31"},{"key":"ref30","article-title":"Advanced spice modeling for 65nm CMOS technology","author":"yang","year":"2008","journal-title":"Proc Solid-State and Integrated-Circuit Technology"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2005.02.001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1063\/1.323909"},{"key":"ref12","article-title":"Estimation of statistical varition in temporal nbti degradation and its impact on lifetime circuit performance","author":"kang","year":"2007","journal-title":"ICCAD"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669169"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"ref15","first-page":"370","article-title":"Nbti-aware synthesis of digital circuits","author":"kumar","year":"2007","journal-title":"DAC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796494"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.853683"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785498"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2004.1310781"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810264"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2004.03.019"},{"key":"ref27","article-title":"The impact of nbti on the performance of combinational and sequential circuits","author":"wang","year":"2007","journal-title":"DAC"},{"key":"ref3","first-page":"14.4.1","author":"alam","year":"2003","journal-title":"A Critical Examination of the Mechanics of Dynamic NBTI for PMOSFETs"},{"key":"ref6","first-page":"807","article-title":"Electronics beyond nano-scale cmos","author":"borkar","year":"2006","journal-title":"DAC"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364650"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2004.1315296"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594244"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1145\/1594233.1594264","article-title":"Nbti-aware power gating for concurrent leakage and aging optimization","author":"calimera","year":"2009","journal-title":"ISLPED"},{"key":"ref2","first-page":"123","article-title":"Circuit failure prediction enables robust system design resilient to aging and wearout","author":"agarwal","year":"2007","journal-title":"IOLTS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349303"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.11"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.54"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771785"},{"journal-title":"Sun Sun OpenSPARC Project","year":"0","key":"ref21"},{"key":"ref24","first-page":"1047","author":"vattikonda","year":"2006","journal-title":"Modeling and minimization of PMOS NBTI effect for robust nanometer design"},{"key":"ref23","article-title":"Simulation and modeling of a simultaneous multithreading processor","author":"tullsen","year":"0","journal-title":"22nd Annual Computer Measurement Group Conference"},{"key":"ref26","first-page":"13","author":"wang","year":"2008","journal-title":"Statistical Prediction of Circuit Aging under Process Variations"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.910130"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763151.pdf?arnumber=5763151","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:50:09Z","timestamp":1498017009000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763151\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763151","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}