{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:50:41Z","timestamp":1725763841007},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763152","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T17:45:16Z","timestamp":1361295916000},"page":"1-6","source":"Crossref","is-referenced-by-count":20,"title":["Partitioned cache architectures for reduced NBTI-induced aging"],"prefix":"10.1109","author":[{"given":"A","family":"Calimera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M","family":"Loghi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E","family":"Macii","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M","family":"Poncino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.43"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.73"},{"key":"ref12","first-page":"370","article-title":"NBTI-Aware Synthesis of Digital Circuits","author":"kumar","year":"2007","journal-title":"DAC-45"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090683"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810264"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASQED.2010.5548256"},{"key":"ref16","article-title":"NBTI-Resilient Memory Cells with NAND Gates for Highly-Ported Structures","author":"abella","year":"0","journal-title":"Workshop on Dependable and Secure Nanocomputing"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537452"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.15"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147172"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1594233.1594264"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785504"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457137"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/92.994985"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840916"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796528"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2008.07.039"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.225"},{"key":"ref20","first-page":"148","article-title":"Drowsy caches: Simple techniques for reducing leakage power","author":"flautner","year":"0","journal-title":"International Symposium on Computer Architecture ISCA"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263599"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896317"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763152.pdf?arnumber=5763152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T03:50:09Z","timestamp":1498017009000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763152\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763152","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}