{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:15:16Z","timestamp":1763468116825,"version":"3.28.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763153","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-6","source":"Crossref","is-referenced-by-count":43,"title":["Adaptive voltage over-scaling for resilient applications"],"prefix":"10.1109","author":[{"given":"P K","family":"Krause","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I","family":"Polian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416652"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2009.5196024"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.821775"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/92.974895"},{"key":"ref36","article-title":"Power efficient redundant execution for chip multiprocessors","author":"subramanyan","year":"2009","journal-title":"Workshop on Dependable and Secure Nanocomputing"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1450095.1450124"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2022197"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000675"},{"journal-title":"EXT_texture_compression_dxtl","year":"0","author":"brown","key":"ref11"},{"article-title":"Latch to block short path violation","year":"2008","author":"bull","key":"ref12"},{"journal-title":"OSU Design Flows for MOSIS SCMOSSUBM Design Flow FreePDK 45nm Variation-Aware Design Flow","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/UGIM.2003.1225766"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996665"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1093\/ietfec\/e91-a.12.3423"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541488"},{"journal-title":"Compiling Verilog into Automata UCB ERL Technical Report M94\/37","year":"1994","author":"cheng","key":"ref19"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/381677.381701"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346196"},{"journal-title":"Die galvanische Kette 1827","year":"0","author":"ohm","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2005.58"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2008.4630068"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896305"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.259428"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.cag.2010.06.005"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/502034.502044"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1145\/1176760.1176781","article-title":"Probabilistic arithmetic and energy efficient embedded signal processing","author":"george","year":"2006","journal-title":"CASES"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.371964"},{"key":"ref20","first-page":"428","article-title":"VIS: A system for verification and synthesis","author":"brayton","year":"1996","journal-title":"Formal Methods in CAD"},{"key":"ref22","first-page":"3","article-title":"Icarus Verilog: open-source Verilog more than a year later","volume":"2002","author":"williams","year":"2002","journal-title":"Linux Jour"},{"journal-title":"ABC A System for Sequential Synthesis and Verification Release 70930","article-title":"Berkeley Logic Synthesis and Verification Group","year":"0","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2003.819861"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICIF.2006.301574"},{"key":"ref26","first-page":"33","article-title":"Theoria combinationis observationum erroribus minimis obnoxiae","volume":"5","author":"gauss","year":"0","journal-title":"Commentatines societatis regiae scientarium Gottingensis recentiores"},{"journal-title":"C++ implementation of DSSIM","year":"0","author":"krause","key":"ref25"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763153.pdf?arnumber=5763153","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T07:50:09Z","timestamp":1498031409000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763153\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763153","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}