{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:07:54Z","timestamp":1759147674768,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,3]]},"DOI":"10.1109\/date.2011.5763155","type":"proceedings-article","created":{"date-parts":[[2013,2,19]],"date-time":"2013-02-19T22:45:16Z","timestamp":1361313916000},"page":"1-6","source":"Crossref","is-referenced-by-count":36,"title":["MLP aware heterogeneous memory system"],"prefix":"10.1109","author":[{"given":"S","family":"Phadke","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S","family":"Narayanasamy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"MLP yes! ILP no!","author":"glew","year":"1998","journal-title":"InASPLOS Wild and Crazy Idea Session"},{"key":"ref11","article-title":"Memory systems: Cache, dram, disk","author":"jacob","year":"2008","journal-title":"Elsevier"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379007"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.10"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751891"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815983"},{"journal-title":"Low-Power Versus Standard DDR SDRAM","year":"0","key":"ref4"},{"volume":"3","journal-title":"External Memory Interface Handbook","year":"0","key":"ref3"},{"journal-title":"Reduced latency dram (rldram)","year":"0","key":"ref6"},{"journal-title":"The Micron System-Power Calculator","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2006.82"},{"journal-title":"SPEC CPU2006","year":"2006","key":"ref7"},{"journal-title":"DDR3 SDRAM Part Catalog","year":"0","key":"ref2"},{"journal-title":"AMD Fusion? Family of APUs Enabling A Superior Immersive PC Experience","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669150"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555788"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771792"}],"event":{"name":"2011 Design, Automation & Test in Europe","start":{"date-parts":[[2011,3,14]]},"location":"Grenoble","end":{"date-parts":[[2011,3,18]]}},"container-title":["2011 Design, Automation & Test in Europe"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5754459\/5762992\/05763155.pdf?arnumber=5763155","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T08:58:00Z","timestamp":1490086680000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5763155\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/date.2011.5763155","relation":{},"subject":[],"published":{"date-parts":[[2011,3]]}}}